

UNITED STATES PATENT APPLICATION

**LOW-TEMPERATURE GROWN HIGH QUALITY ULTRA-  
THIN  $\text{CoTiO}_3$  GATE DIELECTRICS**

**INVENTORS**

**Kie Y. Ahn**

of Chappaqua, NY

and

**Leonard Forbes**

of Corvallis, OR

Schwegman, Lundberg, Woessner, & Kluth, P.A.

1600 TCF Tower

121 South Eighth Street

Minneapolis, Minnesota 55402

ATTORNEY DOCKET 1303.030US1

Client Ref. No. 01-0486

Drafting Atty.: David Peterson

# LOW-TEMPERATURE GROWN HIGH QUALITY ULTRA-THIN $\text{CoTiO}_3$ GATE DIELECTRICS

## Field of the Invention

The invention relates to semiconductor devices and device fabrication. Specifically, the invention relates to gate oxide layers of transistor devices and their method of fabrication.

## Background of the Invention

5 In the semiconductor device industry, particularly in the fabrication of transistors, there is continuous pressure to reduce the size of devices such as transistors. The ultimate goal is to fabricate increasingly smaller and more reliable integrated circuits (ICs) for use in products such as processor chips, mobile telephones, or memory devices such as  
10 DRAMs. The smaller devices are frequently powered by batteries, where there is also pressure to reduce the size of the batteries, and to extend the time between battery charges. This forces the industry to not only design smaller transistors, but to design them to operate reliably with lower power supplies.

A common configuration of a transistor is shown in Figure 1. While the  
15 following discussion uses Figure 1 to illustrate a transistor from the prior art, one skilled in the art will recognize that the present invention could be incorporated into the transistor shown in Figure 1 to form a novel transistor according to the invention. The transistor 100 is fabricated in a substrate 110 that is typically silicon, but could be fabricated from other semiconductor materials as well. The transistor 100 has a first  
20 source/drain region 120 and a second source/drain region 130. A body region 132 is located between the first source/drain region and the second source/drain region, the body region 132 defining a channel of the transistor with a channel length 134. A gate dielectric, or gate oxide 140 is located on the body region 132 with a gate 150 located over the gate oxide. Although the gate dielectric can be formed from materials other than

oxides, the gate dielectric is typically an oxide, and is commonly referred to as a gate oxide. The gate may be fabricated from polycrystalline silicon (polysilicon) or other conducting materials such as metal may be used.

In fabricating transistors to be smaller in size and reliably operating on lower power supplies, one important design criteria is the gate oxide 140. A gate oxide 140, when operating in a transistor, has both a physical gate oxide thickness and an equivalent oxide thickness (EOT). The equivalent oxide thickness quantifies the electrical properties, such as capacitance, of a gate oxide 140 in terms of a representative physical thickness. EOT is defined as the thickness of a theoretical SiO<sub>2</sub> layer that describes the actual electrical operating characteristics of the gate oxide 140 in the transistor 100. For example, in traditional SiO<sub>2</sub> gate oxides, a physical oxide thickness may be 5.0 nm, but due to undesirable electrical effects such as gate depletion, the EOT may be 6.0 nm. A gate oxide other than SiO<sub>2</sub> may also be described electrically in terms of an EOT. In this case, the theoretical oxide referred to in the EOT number is an equivalent SiO<sub>2</sub> oxide layer. For example, SiO<sub>2</sub> has a dielectric constant of approximately 4. An alternate oxide with a dielectric constant of 20 and a physical thickness of 100 nm would have an EOT of approximately 20 nm = (100 \* (4/20)), which represents a theoretical SiO<sub>2</sub> gate oxide.

Lower transistor operating voltages and smaller transistors require thinner equivalent oxide thicknesses (EOTs). A problem with the increasing pressure of smaller transistors and lower operating voltages is that gate oxides fabricated from SiO<sub>2</sub> are at their limit with regards to physical thickness and EOT. Attempts to fabricate SiO<sub>2</sub> gate oxides thinner than today's physical thicknesses show that these gate oxides no longer have acceptable electrical properties. As a result, the EOT of a SiO<sub>2</sub> gate oxide 140 can no longer be reduced by merely reducing the physical gate oxide thickness.

Attempts to solve this problem have led to interest in gate oxides made from oxide materials other than SiO<sub>2</sub>. Certain alternate oxides have a higher dielectric constant (k), which allows the physical thickness of a gate oxide 140 to be the same as existing SiO<sub>2</sub> limits or thicker, but provides an EOT that is thinner than current SiO<sub>2</sub> limits.

A problem that arises in forming an alternate oxide layer on the body region of a transistor is the process in which the alternate oxide is formed on the body region. Recent studies show that the surface roughness of the body region has a large effect on the electrical properties of the gate oxide, and the resulting operating characteristics of the transistor. The leakage current through a physical 1.0 nm gate oxide increases by a factor of 10 for every 0.1 increase in the root-mean-square (RMS) roughness. In forming an alternate oxide layer on the body region of a transistor, a thin layer of the alternate material to be oxidized (typically a metal) must first be deposited on the body region. Current processes for depositing a metal or other alternate layer on the body region of a transistor are unacceptable due to their effect on the surface roughness of the body region.

Figure 2A shows a surface 210 of a body region 200 of a transistor. The surface 210 in the Figure has a high degree of smoothness, with a surface variation 220. Figure 2B shows the body region 200 during a conventional sputtering deposition process stage. During sputtering, particles 230 of the material to be deposited bombard the surface 210 at a high energy. When a particle 230 hits the surface 210, some particles adhere as shown by particle 235, and other particles cause damage as shown by pit 240. High energy impacts can throw off body region particles 215 to create the pits 240. A resulting layer 250 as deposited by sputtering is shown in Figure 2C. The deposited layer/body region interface 255 is shown following a rough contour created by the sputtering damage. The surface of the deposited layer 260 also shows a rough contour due to the rough interface 255.

In a typical process of forming an alternate material gate oxide, the deposited layer 250 is oxidized to convert the layer 250 to an oxide material. Existing oxidation processes do not, however, repair the surface damage created by existing deposition methods such as sputtering. As described above, surface roughness has a large influence on the electrical properties of the gate oxide and the resulting transistor.

What is needed is an alternate material gate oxide that is more reliable at existing EOTs than current gate oxides. What is also needed is an alternate material gate oxide with an EOT thinner than conventional SiO<sub>2</sub>. What is also needed is an alternative

material gate oxide with a smooth interface between the gate oxide and the body region. Because existing methods of deposition are not capable of providing a smooth interface with an alternate material gate oxide, what is further needed is a method of forming an alternate material gate oxide that maintains a smooth interface.

5        Additionally, at higher process temperatures, any of several materials used to fabricate the transistor, such as silicon, can react with other materials such as metals or oxygen to form unwanted silicides or oxides. At high process temperatures, materials such as dopants can also migrate to unwanted areas, changing the desired structure or composition profile that is desired. What is needed is a lower temperature process of  
10   forming gate oxides that prevents migration and the formation of unwanted byproduct materials.

#### Summary of the Invention

A method of forming a gate oxide on a surface such as a transistor body region is  
15   shown where a metal alloy layer is deposited by thermal evaporation on the body region. The metal alloy layer is then oxidized to convert the metal alloy layer to a gate oxide. In one embodiment, the metal alloy layer includes cobalt (Co) and titanium (Ti). One embodiment of the invention uses an electron beam source to evaporate the metal alloy layer onto the body region of the transistor. The oxidation process in one embodiment  
20   utilizes a krypton(Kr)/oxygen (O<sub>2</sub>) mixed plasma process.

In addition to the novel process of forming a gate oxide layer, a transistor formed by the novel process exhibits novel features that may only be formed by the novel process. Thermal evaporation deposition of a metal alloy layer onto a body region of a transistor preserves an original smooth surface roughness of the body region in contrast to  
25   other prior deposition methods that increase surface roughness. The resulting transistor fabricated with the process of this invention will exhibit a gate oxide/body region interface with a surface roughness variation as low as 0.6 nm.

These and other embodiments, aspects, advantages, and features of the present invention will be set forth in part in the description which follows, and in part will

become apparent to those skilled in the art by reference to the following description of the invention and referenced drawings or by practice of the invention. The aspects, advantages, and features of the invention are realized and attained by means of the instrumentalities, procedures, and combinations particularly pointed out in the appended  
5 claims.

#### Brief Description of the Drawings

Figure 1 shows a common configuration of a transistor.

Figure 2A shows a smooth surface of a body region of a transistor.

10 Figure 2B shows a deposition process according to the prior art.

Figure 2C shows a deposited film on a body region according to the prior art.

Figure 3A shows a deposition process according to the invention.

Figure 3B shows a magnified view of a deposited film on a body region from Figure 3A.

Figure 4A shows a deposited film on a body region according to the invention.

15 Figure 4B shows a partially oxidized film on a body region according to the invention.

Figure 4C shows a completely oxidized film on a body region according to the invention.

Figure 5 shows a perspective view of a personal computer.

Figure 6 shows a schematic view of a central processing unit.

Figure 7 shows a schematic view of a DRAM memory device.

20

#### Detailed Description of the Preferred Embodiments

In the following detailed description of the invention, reference is made to the accompanying drawings which form a part hereof, and in which is shown, by way of illustration, specific embodiments in which the invention may be practiced. In the  
25 drawings, like numerals describe substantially similar components throughout the several views. These embodiments are described in sufficient detail to enable those skilled in the art to practice the invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. The terms wafer and substrate used in the following description include any

structure having an exposed surface with which to form the integrated circuit (IC) structure of the invention. The term substrate is understood to include semiconductor wafers. The term substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer  
5 and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art. The term conductor is understood to include semiconductors, and the term insulator or dielectric is defined to include any material that is less electrically conductive than the materials referred to as conductors.

10 The term “horizontal” as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term “vertical” refers to a direction perpendicular to the horizontal as defined above. Prepositions, such as “on”, “side” (as in “sidewall”), “higher”, “lower”, “over” and “under” are defined with respect to the conventional plane  
15 or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled.

Figure 3A shows an electron beam evaporation technique to deposit a material on  
20 a surface such as a body region of a transistor. In Figure 3A, a substrate 310 is placed inside a deposition chamber 300. The substrate in this embodiment is masked by a first masking structure 312 and a second masking structure 314. In this embodiment, the unmasked region 316 includes a body region of a transistor, however one skilled in the art will recognize that other semiconductor device structures may utilize this process. Also  
25 located within the deposition chamber 300 is an electron beam source 330, and a target 334. In one embodiment, a single electron beam source is used and a single target is used. However multiple targets and electron beam sources could be used. In one embodiment, a single target is used that includes an alloy material of two elements. In alternative embodiments, more than two elements are included in an alloy target.

Although in this embodiment, an electron beam evaporation technique is used, it will be apparent to one skilled in the art that other thermal evaporation techniques can be used without departing from the scope of the invention.

During the evaporation process, the electron beam source 330 generates an  
5 electron beam 332. The electron beam hits the target 334 and heats a portion of the target enough to cause the surface of the target to evaporate. The evaporated material 336 is then distributed throughout the chamber 300, and the material 336 deposits on surfaces that it contacts, such as the exposed body region 316. The depositing material builds up to form a layer 320 of material that is chemically the same as the target 334.

10 In one embodiment, the evaporation process is performed at a background pressure of approximately  $1 \times 10^{-7}$  torr. In one embodiment the target is preheated for several minutes before the evaporation process begins. One typical evaporation rate for this process includes a rate of 0.5 to 1.0 nm/second. A device such as a quartz crystal microbalance is used to assist monitoring of the deposition process in one embodiment.  
15 Using a metal evaporation process as described above, a packing density of the layer 320 approaches 1.0. In other words, the layers 320 generated by this process will have close to zero lattice defects.

In one embodiment of the invention, the deposited material layer 320 includes a multiple metal alloy layer. In one embodiment of the invention, the deposited material  
20 layer 320 includes cobalt (Co) and titanium (Ti). In one embodiment of the invention, the target is a single target of cobalt and titanium alloy. In one embodiment, two targets containing one element each are used to form the layer 320. One advantage of the thermal evaporation process is the high purity targets that are available for the process. Zone refined targets have purity as high as 99.9999%. Additionally, the evaporation  
25 process itself further purifies the target materials thus increasing the final purity of the layer 320 beyond even the target purity. The more violent nature of other deposition methods tends to mix impurities into the deposited layer during deposition. Therefore a uniquely pure layer 320 and further, a uniquely pure layer oxide is possible using this novel method.



The choice of materials for oxidation is based on the properties of the oxide formed. Considerations included the thermodynamic stability of the oxide with silicon, the diffusion coefficient of the oxide at high processing temperatures such as 1000° K, the lattice match of the oxide with silicon, the dielectric constant of the oxide, and the  
5 conduction band offset of the oxide. In one embodiment, the dielectric constant is approximately 40, which is approximately ten times the dielectric constant of SiO<sub>2</sub>. In one embodiment, the deposited material layer 320 is substantially amorphous. A lower presence of grain boundaries in the substantially amorphous material layer 320 reduces the leakage current through the final gate oxide. Although the amorphous form is  
10 preferred, the materials chosen for oxidation, such as cobalt and titanium are also acceptable in crystalline form.

A thermal evaporation process such as the electron beam evaporation technique described above does not cause the surface damage that is inherent in other deposition techniques such as the sputtering technique shown in Figure 2B. This allows a very thin  
15 layer of material to be deposited on a body region of a transistor, while maintaining a smooth interface. A thermal evaporation process such as the electron beam evaporation technique described above also allows low processing temperatures that inhibit the formation of unwanted byproducts such as silicides and oxides. In one embodiment, the thermal evaporation is performed with a substrate temperature between approximately  
20 100 and 150° C.

Figure 3B shows a magnified view of the body region 316 and the deposited layer 320 from Figure 3A. The interface 340 is shown with a roughness variation 346. The surface of the deposited layer 348 is also shown with a similar surface roughness. One possible surface variation 346 would be an atomic layer variation. In atomic smoothness,  
25 the greatest difference in surface features is between a first atomic layer as indicated by layer 342 and a second atomic layer 344. The thermal evaporation deposition technique described above preserves atomic smoothness such as is shown in Figure 3B, however other acceptable levels of surface roughness greater than atomic smoothness will also be preserved by the thermal evaporation technique.

Figures 4A-4C show a low temperature oxidation process that is used in one embodiment to convert the deposited layer 320 into a gate oxide. A deposited material layer 410 is shown in Figure 4A on a substrate surface 400. The layer 410 forms an interface 420 with the substrate surface 400, and the layer 410 has an outer surface 430.

5 The layer 410 in this embodiment is deposited over a body region of a transistor, however the layer may be deposited on any surface within the scope of the invention.

In Figure 4B, the layer 410 is in the process of being oxidized. In one embodiment, the oxidation process includes a krypton/oxygen mixed plasma oxidation process. The mixed plasma process generates atomic oxygen or oxygen radicals in contrast to molecular oxygen or O<sub>2</sub> used in conventional thermal oxidation. The atomic oxygen in this embodiment is generated by microwave excitation of the krypton and oxygen environment to form a high-density plasma. The atomic oxygen is introduced to the layer from all exposed directions as indicated by arrows 440, creating an oxide portion 450. The atomic oxygen continues to react with the layer and creates an oxidation interface 422. As the reaction progresses, atomic oxygen diffuses through the oxide portion 450 and reacts at the oxidation interface 422 until the layer is completely converted to an oxide of the deposited material layer. Figure 4C shows the resulting oxide layer 450 which spans a physical thickness 452 from the outer surface 430 to the interface 420.

20 In one embodiment, the processing variables for the mixed plasma oxidation include a low ion bombardment energy of less than 7 eV, a high plasma density above 10<sup>12</sup>/cm<sup>3</sup> and a low electron temperature below 1.3 eV. In one embodiment, the substrate temperature is approximately 400 °C. In one embodiment, a mixed gas of 3% oxygen with the balance being krypton at a pressure of 1 Torr is used. In one embodiment, a microwave power density of 5 W/cm<sup>2</sup> is used. In one embodiment, the oxidation process provides a growth rate of 2 nm/min.

The low substrate temperature of the mixed plasma oxidation process described above allows the deposited layer to be oxidized at a low temperature, which inhibits the formation of unwanted byproducts such as silicides and oxides. The low temperature also

inhibits migration of elements such as dopant species. Low migration preserves designed atomic distribution profiles, thus allowing more advanced device designs and providing higher reliability in existing device designs. The mixed plasma process in one embodiment is performed at approximately 400° C in contrast to prior thermal oxidation processes that are performed at approximately 1000° C. The mixed plasma oxidation process has also been shown to provide improved thickness variation on silicon (111) surfaces in addition to (100) surfaces. Although the low temperature mixed plasma process above describes the formation of alternate material oxides, one skilled in the art will recognize that the process can also be used to form SiO<sub>2</sub> oxide structures.

10 In one embodiment, a cobalt-titanium alloy forms an oxide comprised of CoTiO<sub>3</sub>. The cobalt-titanium oxide CoTiO<sub>3</sub> exhibits a dielectric constant of approximately 40, which allows for a thinner EOT than conventional SiO<sub>2</sub>. In addition to the stable thermodynamic properties inherent in the oxides chosen, the novel process used to form the oxide layer is performed at lower temperatures than the prior art. This inhibits  
15 reactions with the silicon substrate or other structures, and inhibits unwanted migration of elements such as dopants.

A transistor made using the novel gate oxide process described above will possess several novel features. By creating an oxide material with a higher dielectric constant (k) and controlling surface roughness during formation, a gate oxide can be formed with an  
20 EOT thinner than 2 nm. A thicker gate oxide that is more uniform, and easier to process can also be formed with the alternate material oxide of the present invention, the alternate material gate oxide possessing an EOT equivalent to the current limits of SiO<sub>2</sub> gate oxides. The smooth surface of the body region is preserved during processing, and a resulting transistor will have a smooth interface between the body region and the gate  
25 oxide with a surface roughness on the order of 0.6 nm.

Transistors created by the methods described above may be implemented into memory devices and information handling devices as shown in Figure 5, Figure 6, and Figure 7 and as described below. While specific types of memory devices and computing

devices are shown below, it will be recognized by one skilled in the art that several types of memory devices and information handling devices could utilize the invention.

A personal computer, as shown in Figures 5 and 6, include a monitor 500, keyboard input 502 and a central processing unit 504. The processor unit typically includes microprocessor 606, memory bus circuit 608 having a plurality of memory slots 612(a-n), and other peripheral circuitry 610. Peripheral circuitry 610 permits various peripheral devices 624 to interface processor-memory bus 620 over input/output (I/O) bus 622. The personal computer shown in Figures 5 and 6 also includes at least one transistor having a gate oxide according to the teachings of the present invention.

10 Microprocessor 606 produces control and address signals to control the exchange of data between memory bus circuit 608 and microprocessor 606 and between memory bus circuit 608 and peripheral circuitry 610. This exchange of data is accomplished over high speed memory bus 620 and over high speed I/O bus 622.

Coupled to memory bus 620 are a plurality of memory slots 612(a-n) which  
15 receive memory devices well known to those skilled in the art. For example, single in-line memory modules (SIMMs) and dual in-line memory modules (DIMMs) may be used in the implementation of the present invention.

These memory devices can be produced in a variety of designs which provide different methods of reading from and writing to the dynamic memory cells of memory  
20 slots 612. One such method is the page mode operation. Page mode operations in a DRAM are defined by the method of accessing a row of a memory cell arrays and randomly accessing different columns of the array. Data stored at the row and column intersection can be read and output while that column is accessed. Page mode DRAMs require access steps which limit the communication speed of memory circuit 608. A  
25 typical communication speed for a DRAM device using page mode is approximately 33 MHZ.

An alternate type of device is the extended data output (EDO) memory which allows data stored at a memory array address to be available as output after the addressed column has been closed. This memory can increase some communication speeds by

allowing shorter access signals without reducing the time in which memory output data is available on memory bus 620. Other alternative types of devices include SDRAM, DDR SDRAM, SLDRAM and Direct RDRAM as well as others such as SRAM or Flash memories.

5        Figure 7 is a block diagram of an illustrative DRAM device 700 compatible with memory slots 612(a-n). The description of DRAM 700 has been simplified for purposes of illustrating a DRAM memory device and is not intended to be a complete description of all the features of a DRAM. Those skilled in the art will recognize that a wide variety of memory devices may be used in the implementation of the present invention. The  
10        example of a DRAM memory device shown in Figure 7 includes at least one transistor having a gate oxide according to the teachings of the present invention.

Control, address and data information provided over memory bus 620 is further represented by individual inputs to DRAM 700, as shown in Figure 7. These individual representations are illustrated by data lines 702, address lines 704 and various discrete  
15        lines directed to control logic 706.

As is well known in the art, DRAM 700 includes memory array 710 which in turn comprises rows and columns of addressable memory cells. Each memory cell in a row is coupled to a common wordline. Additionally, each memory cell in a column is coupled to a common bitline. Each cell in memory array 710 includes a storage capacitor and an  
20        access transistor as is conventional in the art.

DRAM 700 interfaces with, for example, microprocessor 606 through address lines 704 and data lines 702. Alternatively, DRAM 700 may interface with a DRAM controller, a micro-controller, a chip set or other electronic system. Microprocessor 606 also provides a number of control signals to DRAM 700, including but not limited to,  
25        row and column address strobe signals RAS and CAS, write enable signal WE, an output enable signal OE and other conventional control signals.

Row address buffer 712 and row decoder 714 receive and decode row addresses from row address signals provided on address lines 704 by microprocessor 606. Each unique row address corresponds to a row of cells in memory array 710. Row decoder 714

includes a wordline driver, an address decoder tree, and circuitry which translates a given row address received from row address buffers 712 and selectively activates the appropriate wordline of memory array 710 via the wordline drivers.

Column address buffer 716 and column decoder 718 receive and decode column address signals provided on address lines 704. Column decoder 718 also determines when a column is defective and the address of a replacement column. Column decoder 718 is coupled to sense amplifiers 720. Sense amplifiers 720 are coupled to complementary pairs of bitlines of memory array 710.

Sense amplifiers 720 are coupled to data-in buffer 722 and data-out buffer 724. Data-in buffers 722 and data-out buffers 724 are coupled to data lines 702. During a write operation, data lines 702 provide data to data-in buffer 722. Sense amplifier 720 receives data from data-in buffer 722 and stores the data in memory array 710 as a charge on a capacitor of a cell at an address specified on address lines 704.

During a read operation, DRAM 700 transfers data to microprocessor 606 from memory array 710. Complementary bitlines for the accessed cell are equilibrated during a precharge operation to a reference voltage provided by an equilibration circuit and a reference voltage supply. The charge stored in the accessed cell is then shared with the associated bitlines. A sense amplifier of sense amplifiers 720 detects and amplifies a difference in voltage between the complementary bitlines. The sense amplifier passes the amplified voltage to data-out buffer 724.

Control logic 706 is used to control the many available functions of DRAM 700. In addition, various control circuits and signals not detailed herein initiate and synchronize DRAM 700 operation as known to those skilled in the art. As stated above, the description of DRAM 700 has been simplified for purposes of illustrating the present invention and is not intended to be a complete description of all the features of a DRAM.

Those skilled in the art will recognize that a wide variety of memory devices, including but not limited to, SDRAMs, SLDRAMs, RDRAMs and other DRAMs and SRAMs, VRAMs and EEPROMs, may be used in the implementation of the present invention. The DRAM implementation described herein is illustrative only and not intended to be  
5 exclusive or limiting.

### Conclusion

Thus has been shown a gate oxide and method of fabricating a gate oxide that produce a more reliable and thinner equivalent oxide thickness. Gate oxides formed  
10 cobalt-titanium alloy are thermodynamically stable such that the gate oxides formed will have minimal reactions with a silicon substrate or other structures during any later high temperature processing stages.  $\text{CoTiO}_3$  in particular has been shown to provide excellent electrical and thermodynamic properties. In addition to the stable thermodynamic properties inherent in the gate oxide of the invention, the process shown is performed at  
15 lower temperatures than the prior art. This inhibits reactions with the silicon substrate or other structures, and inhibits unwanted migration of elements such as dopants.

Transistors and higher level ICs or devices have been shown utilizing the novel gate oxide and process of formation. The higher dielectric constant (k) oxide materials shown in one embodiment are formed with an EOT thinner than 2 nm, e.g. thinner than  
20 possible with conventional  $\text{SiO}_2$  gate oxides. A thicker gate oxide that is more uniform, and easier to process has also been shown with at EOT equivalent to the current limits of  $\text{SiO}_2$  gate oxides.

A novel process of forming a gate oxide has been shown where the surface smoothness of the body region is preserved during processing, and the resulting transistor  
25 has a smooth interface between the body region and the gate oxide with a surface roughness on the order of 0.6 nm. This solves the prior art problem of poor electrical properties such as high leakage current, created by unacceptable surface roughness.

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement which is

calculated to achieve the same purpose may be substituted for the specific embodiment shown. This application is intended to cover any adaptations or variations of the present invention. It is to be understood that the above description is intended to be illustrative, and not restrictive. Combinations of the above embodiments, and other embodiments  
5 will be apparent to those of skill in the art upon reviewing the above description. The scope of the invention includes any other applications in which the above structures and fabrication methods are used. The scope of the invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.

10

11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
29  
30  
31  
32  
33  
34  
35  
36  
37  
38  
39  
40  
41  
42  
43  
44  
45  
46  
47  
48  
49  
50  
51  
52  
53  
54  
55  
56  
57  
58  
59  
60  
61  
62  
63  
64  
65  
66  
67  
68  
69  
70  
71  
72  
73  
74  
75  
76  
77  
78  
79  
80  
81  
82  
83  
84  
85  
86  
87  
88  
89  
90  
91  
92  
93  
94  
95  
96  
97  
98  
99  
100  
101  
102  
103  
104  
105  
106  
107  
108  
109  
110  
111  
112  
113  
114  
115  
116  
117  
118  
119  
120  
121  
122  
123  
124  
125  
126  
127  
128  
129  
130  
131  
132  
133  
134  
135  
136  
137  
138  
139  
140  
141  
142  
143  
144  
145  
146  
147  
148  
149  
150  
151  
152  
153  
154  
155  
156  
157  
158  
159  
160  
161  
162  
163  
164  
165  
166  
167  
168  
169  
170  
171  
172  
173  
174  
175  
176  
177  
178  
179  
180  
181  
182  
183  
184  
185  
186  
187  
188  
189  
190  
191  
192  
193  
194  
195  
196  
197  
198  
199  
200  
201  
202  
203  
204  
205  
206  
207  
208  
209  
210  
211  
212  
213  
214  
215  
216  
217  
218  
219  
220  
221  
222  
223  
224  
225  
226  
227  
228  
229  
230  
231  
232  
233  
234  
235  
236  
237  
238  
239  
240  
241  
242  
243  
244  
245  
246  
247  
248  
249  
250  
251  
252  
253  
254  
255  
256  
257  
258  
259  
260  
261  
262  
263  
264  
265  
266  
267  
268  
269  
270  
271  
272  
273  
274  
275  
276  
277  
278  
279  
280  
281  
282  
283  
284  
285  
286  
287  
288  
289  
290  
291  
292  
293  
294  
295  
296  
297  
298  
299  
300  
301  
302  
303  
304  
305  
306  
307  
308  
309  
310  
311  
312  
313  
314  
315  
316  
317  
318  
319  
320  
321  
322  
323  
324  
325  
326  
327  
328  
329  
330  
331  
332  
333  
334  
335  
336  
337  
338  
339  
340  
341  
342  
343  
344  
345  
346  
347  
348  
349  
350  
351  
352  
353  
354  
355  
356  
357  
358  
359  
360  
361  
362  
363  
364  
365  
366  
367  
368  
369  
370  
371  
372  
373  
374  
375  
376  
377  
378  
379  
380  
381  
382  
383  
384  
385  
386  
387  
388  
389  
390  
391  
392  
393  
394  
395  
396  
397  
398  
399  
400  
401  
402  
403  
404  
405  
406  
407  
408  
409  
410  
411  
412  
413  
414  
415  
416  
417  
418  
419  
420  
421  
422  
423  
424  
425  
426  
427  
428  
429  
430  
431  
432  
433  
434  
435  
436  
437  
438  
439  
440  
441  
442  
443  
444  
445  
446  
447  
448  
449  
450  
451  
452  
453  
454  
455  
456  
457  
458  
459  
460  
461  
462  
463  
464  
465  
466  
467  
468  
469  
470  
471  
472  
473  
474  
475  
476  
477  
478  
479  
480  
481  
482  
483  
484  
485  
486  
487  
488  
489  
490  
491  
492  
493  
494  
495  
496  
497  
498  
499  
500  
501  
502  
503  
504  
505  
506  
507  
508  
509  
510  
511  
512  
513  
514  
515  
516  
517  
518  
519  
520  
521  
522  
523  
524  
525  
526  
527  
528  
529  
530  
531  
532  
533  
534  
535  
536  
537  
538  
539  
540  
541  
542  
543  
544  
545  
546  
547  
548  
549  
550  
551  
552  
553  
554  
555  
556  
557  
558  
559  
560  
561  
562  
563  
564  
565  
566  
567  
568  
569  
570  
571  
572  
573  
574  
575  
576  
577  
578  
579  
580  
581  
582  
583  
584  
585  
586  
587  
588  
589  
590  
591  
592  
593  
594  
595  
596  
597  
598  
599  
600  
601  
602  
603  
604  
605  
606  
607  
608  
609  
610  
611  
612  
613  
614  
615  
616  
617  
618  
619  
620  
621  
622  
623  
624  
625  
626  
627  
628  
629  
630  
631  
632  
633  
634  
635  
636  
637  
638  
639  
640  
641  
642  
643  
644  
645  
646  
647  
648  
649  
650  
651  
652  
653  
654  
655  
656  
657  
658  
659  
660  
661  
662  
663  
664  
665  
666  
667  
668  
669  
670  
671  
672  
673  
674  
675  
676  
677  
678  
679  
680  
681  
682  
683  
684  
685  
686  
687  
688  
689  
690  
691  
692  
693  
694  
695  
696  
697  
698  
699  
700  
701  
702  
703  
704  
705  
706  
707  
708  
709  
710  
711  
712  
713  
714  
715  
716  
717  
718  
719  
720  
721  
722  
723  
724  
725  
726  
727  
728  
729  
730  
731  
732  
733  
734  
735  
736  
737  
738  
739  
740  
741  
742  
743  
744  
745  
746  
747  
748  
749  
750  
751  
752  
753  
754  
755  
756  
757  
758  
759  
760  
761  
762  
763  
764  
765  
766  
767  
768  
769  
770  
771  
772  
773  
774  
775  
776  
777  
778  
779  
780  
781  
782  
783  
784  
785  
786  
787  
788  
789  
790  
791  
792  
793  
794  
795  
796  
797  
798  
799  
800  
801  
802  
803  
804  
805  
806  
807  
808  
809  
810  
811  
812  
813  
814  
815  
816  
817  
818  
819  
820  
821  
822  
823  
824  
825  
826  
827  
828  
829  
830  
831  
832  
833  
834  
835  
836  
837  
838  
839  
840  
841  
842  
843  
844  
845  
846  
847  
848  
849  
850  
851  
852  
853  
854  
855  
856  
857  
858  
859  
860  
861  
862  
863  
864  
865  
866  
867  
868  
869  
870  
871  
872  
873  
874  
875  
876  
877  
878  
879  
880  
881  
882  
883  
884  
885  
886  
887  
888  
889  
890  
891  
892  
893  
894  
895  
896  
897  
898  
899  
900  
901  
902  
903  
904  
905  
906  
907  
908  
909  
910  
911  
912  
913  
914  
915  
916  
917  
918  
919  
920  
921  
922  
923  
924  
925  
926  
927  
928  
929  
930  
931  
932  
933  
934  
935  
936  
937  
938  
939  
940  
941  
942  
943  
944  
945  
946  
947  
948  
949  
950  
951  
952  
953  
954  
955  
956  
957  
958  
959  
960  
961  
962  
963  
964  
965  
966  
967  
968  
969  
970  
971  
972  
973  
974  
975  
976  
977  
978  
979  
980  
981  
982  
983  
984  
985  
986  
987  
988  
989  
990  
991  
992  
993  
994  
995  
996  
997  
998  
999  
1000  
1001  
1002  
1003  
1004  
1005  
1006  
1007  
1008  
1009  
1010  
1011  
1012  
1013  
1014  
1015  
1016  
1017  
1018  
1019  
1020  
1021  
1022  
1023  
1024  
1025  
1026  
1027  
1028  
1029  
1030  
1031  
1032  
1033  
1034  
1035  
1036  
1037  
1038  
1039  
1040  
1041  
1042  
1043  
1044  
1045  
1046  
1047  
1048  
1049  
1050  
1051  
1052  
1053  
1054  
1055  
1056  
1057  
1058  
1059  
1060  
1061  
1062  
1063  
1064  
1065  
1066  
1067  
1068  
1069  
1070  
1071  
1072  
1073  
1074  
1075  
1076  
1077  
1078  
1079  
1080  
1081  
1082  
1083  
1084  
1085  
1086  
1087  
1088  
1089  
1090  
1091  
1092  
1093  
1094  
1095  
1096  
1097  
1098  
1099  
1100  
1101  
1102  
1103  
1104  
1105  
1106  
1107  
1108  
1109  
1110  
1111  
1112  
1113  
1114  
1115  
1116  
1117  
1118  
1119  
1120  
1121  
1122  
1123  
1124  
1125  
1126  
1127  
1128  
1129  
1130  
1131  
1132  
1133  
1134  
1135  
1136  
1137  
1138  
1139  
1140  
1141  
1142  
1143  
1144  
1145  
1146  
1147  
1148  
1149  
1150  
1151  
1152  
1153  
1154  
1155  
1156  
1157  
1158  
1159  
1160  
1161  
1162  
1163  
1164  
1165  
1166  
1167  
1168  
1169  
1170  
1171  
1172  
1173  
1174  
1175  
1176  
1177  
1178  
1179  
1180  
1181  
1182  
1183  
1184  
1185  
1186  
1187  
1188  
1189  
1190  
1191  
1192  
1193  
1194  
1195  
1196  
1197  
1198  
1199  
1200  
1201  
1202  
1203  
1204  
1205  
1206  
1207  
1208  
1209  
1210  
1211  
1212  
1213  
1214  
1215  
1216  
1217  
1218  
1219  
1220  
1221  
1222  
1223  
1224  
1225  
1226  
1227  
1228  
1229  
1230  
1231  
1232  
1233  
1234  
1235  
1236  
1237  
1238  
1239  
1240  
1241  
1242  
1243  
1244  
1245  
1246  
1247  
1248  
1249  
1250  
1251  
1252  
1253  
1254  
1255  
1256  
1257  
1258  
1259  
1260  
1261  
1262  
1263  
1264  
1265  
1266  
1267  
1268  
1269  
1270  
1271  
1272  
1273  
1274  
1275  
1276  
1277  
1278  
1279  
1280  
1281  
1282  
1283  
1284  
1285  
1286  
1287  
1288  
1289  
1290  
1291  
1292  
1293  
1294  
1295  
1296  
1297  
1298  
1299  
1300  
1301  
1302  
1303  
1304  
1305  
1306  
1307  
1308  
1309  
1310  
1311  
1312  
1313  
1314  
1315  
1316  
1317  
1318  
1319  
1320  
1321  
1322  
1323  
1324  
1325  
1326  
1327  
1328  
1329  
1330  
1331  
1332  
1333  
1334  
1335  
1336  
1337  
1338  
1339  
1340  
1341  
1342  
1343  
1344  
1345  
1346  
1347  
1348  
1349  
1350  
1351  
1352  
1353  
1354  
1355  
1356  
1357  
1358  
1359  
1360  
1361  
1362  
1363  
1364  
1365  
1366  
1367  
1368  
1369  
1370  
1371  
1372  
1373  
1374  
1375  
1376  
1377  
1378  
1379  
1380  
1381  
1382  
1383  
1384  
1385  
1386  
1387  
1388  
1389  
1390  
1391  
1392  
1393  
1394  
1395  
1396  
1397  
1398  
1399  
1400  
1401  
1402  
1403  
1404  
1405  
1406  
1407  
1408  
1409  
1410  
1411  
1412  
1413  
1414  
1415  
1416  
1417  
1418  
1419  
1420  
1421  
1422  
1423  
1424  
1425  
1426  
1427  
1428  
1429  
1430  
1431  
1432  
1433  
1434  
1435  
1436  
1437  
1438  
1439  
1440  
1441  
1442  
1443  
1444  
1445  
1446  
1447  
1448  
1449  
1450  
1451  
1452  
1453  
1454  
1455  
1456  
1457  
1458  
1459  
1460  
1461  
1462  
1463  
1464  
1465  
1466  
1467  
1468  
1469  
1470  
1471  
1472  
1473  
1474  
1475  
1476  
1477  
1478  
1479  
1480  
1481  
1482  
1483  
1484  
1485  
1486  
1487  
1488  
1489  
1490  
1491  
1492  
1493  
1494  
1495  
1496  
1497  
1498  
1499  
1500  
1501  
1502  
1503  
1504  
1505  
1506  
1507  
1508  
1509  
1510  
1511  
1512  
1513  
1514  
1515  
1516  
1517  
1518  
1519  
1520  
1521  
1522  
1523  
1524  
1525  
1526  
1527  
1528  
1529  
1530  
1531  
1532  
1533  
1534  
1535  
1536  
1537  
1538  
1539  
1540  
1541  
1542  
1543  
1544  
1545  
1546  
1547  
1548  
1549  
1550  
1551  
1552  
1553  
1554  
1555  
1556  
1557  
1558  
1559  
1560  
1561  
1562  
1563  
1564  
1565  
1566  
1567  
1568  
1569  
1570  
1571  
1572  
1573  
1574  
1575  
1576  
1577  
1578  
1579  
1580  
1581  
1582  
1583  
1584  
1585  
1586  
1587  
1588  
1589  
1590  
1591  
1592  
1593  
1594  
1595  
1596  
1597  
1598  
1599  
1600  
1601  
1602  
1603  
1604  
1605  
1606  
1607  
1608  
1609  
1610  
1611  
1612  
1613  
1614  
1615  
1616  
1617  
1618  
1619  
1620  
1621  
1622  
1623  
1624  
1625  
1626  
1627  
1628  
1629  
1630  
1631  
1632  
1633  
1634  
1635  
1636  
1637  
1638  
1639  
1640  
1641  
1642  
1643  
1644  
1645  
1646  
1647  
1648  
1649  
1650  
1651  
1652  
1653  
1654  
1655  
1656  
1657  
1658  
1659  
1660  
1661  
1662  
1663  
1664  
1665  
1666  
1667  
1668  
1669  
1670  
1671  
1672  
1673  
1674  
1675  
1676  
1677  
1678  
1679  
1680  
1681  
1682  
1683  
1684  
1685  
1686  
1687  
1688  
1689  
1690  
1691  
1692  
1693  
1694  
1695  
1696  
1697  
1698  
1699  
1700  
1701  
1702  
1703  
1704  
1705  
1706  
1707  
1708  
1709  
1710  
1711  
1712  
1713  
1714  
1715  
1716  
1717  
1718  
1719  
1720  
1721  
1722  
1723  
1724  
1725  
1726  
1727  
1728  
1729  
1730  
1731  
1732  
1733  
1734  
1735  
1736  
1737  
1738  
1739  
1740  
1741  
1742  
1743  
1744  
1745  
1746  
1747  
1748  
1749  
1750  
1751  
1752  
1753  
1754  
1755  
1756  
1757  
1758  
1759  
1760  
1761  
1762  
1763  
1764  
1765  
1766  
1767  
1768  
1769  
1770  
1771  
1772  
1773  
1774  
1775  
1776  
1777  
1778  
1779  
1780  
1781  
1782  
1783  
1784  
1785  
1786  
1787  
1788  
1789  
1790  
1791  
1792  
1793  
1794  
1795  
1796  
1797  
1798  
1799  
1800  
1801  
1802  
1803  
1804  
1805  
1806  
1807  
1808  
1809  
1810  
1811  
1812  
1813  
1814  
1815  
1816  
1817  
1818  
1819  
1820  
1821  
1822  
1823  
1824  
1825  
1826  
1827  
1828  
1829  
1830  
1831  
1832  
1833  
1834  
1835  
1836  
1837  
1838  
1839  
1840  
1841  
1842  
1843  
1844  
1845  
1846  
1847  
1848  
1849  
1850  
1851  
1852  
1853  
1854  
1855  
1856  
1857  
1858  
1859  
1860  
1861  
1862  
1863  
1864  
1865  
1866  
1867  
1868  
1869  
1870  
1871  
1872  
1873  
1874  
1875  
1876  
1877  
1878  
1879  
1880  
1881  
1882  
1883  
1884  
1885  
1886  
1887  
1888  
1889  
1890  
1891  
1892  
1893  
1894  
1895  
1896  
1897  
1898  
1899  
1900  
1901  
1902  
1903  
1904  
1905  
1906  
1907  
1908  
1909  
1910  
1911  
1912  
1913  
1914  
1915  
1916  
1917  
1918  
1919  
1920  
1921  
1922  
1923  
1924  
1925  
1926  
1927  
1928  
1929  
1930  
1931  
1932  
1933  
1934  
1935  
1936  
1937  
1938  
1939  
1940  
1941  
1942  
1943  
1944  
1945  
1946  
1947  
1948  
1949  
1950  
1951  
1952  
1953  
1954  
1955  
1956  
1957  
1958  
1959  
1960  
1961  
1962  
1963  
1964  
1965  
1966  
1967  
1968  
1969  
1970  
1971  
1972  
1973  
1974  
1975  
1976  
1977  
1978  
1979  
1980  
1981  
1982  
1983  
1984  
1985  
1986  
1987  
1988  
1989  
1990  
1991  
1992  
1993  
1994  
1995  
1996  
1997  
1998  
1999  
2000  
2001  
2002  
2003  
2004  
2005  
2006  
2007  
2008  
2009  
2010  
2011  
2012  
2013  
2014  
2015  
2016  
2017  
2018  
2019  
2020  
2021  
2022  
2023  
2024  
2025  
2026  
2027  
2028  
2029  
2030  
2031  
2032  
2033  
2034  
2035  
2036  
2037  
2038  
2039  
2040  
2041  
2042  
2043  
2044  
2045  
2046  
2047  
2048  
2049  
2050  
2051  
2052  
2053  
2054  
2055  
2056  
2057  
2058  
2059  
2060  
2061  
2062  
2063  
2064  
2065  
2066  
2067  
2068  
2069  
2070  
2071  
2072  
2073  
2074  
2075  
2076  
2077  
2078  
2079  
2080  
2081  
2082  
2083  
2084  
2085  
2086  
2087  
2088  
2089  
2090  
2091  
2092  
2093  
2094  
2095  
2096  
2097  
2098  
2099  
2100  
2101  
2102  
2103  
2104  
2105  
2106  
2107  
2108  
2109  
2110  
2111  
2112  
2113  
2114  
2115  
2116  
2117  
2118  
2119  
2120  
2121  
2122  
2123  
2124  
2125  
2126  
2127  
2128  
2129  
2130  
2131  
2132  
2133  
2134  
2135  
2136  
2137  
2138  
2139  
2140  
2141  
2142  
2143  
2144  
2145  
2146  
2147  
2148  
2149  
2150  
2151  
2152  
2153  
2154  
2155  
2156  
2157  
2158  
2159  
2160  
2161  
2162  
2163  
2164  
2165  
2166  
2167  
2168  
2169  
2170  
2171  
2172  
2173  
2174  
2175  
2176  
2177  
2178  
2179  
2180  
2181  
2182  
2183  
2184  
2185  
2186  
2187  
2188  
2189  
2190  
2191  
2192  
2193  
2194  
2195  
2196  
2197  
2198  
2199  
2200  
2201  
2202  
2203  
2204  
2205  
2206  
2207  
2208  
2209  
2210  
2211  
2212  
2213  
2214  
2215  
2216  
2217